L_VV_UP

VHDL to Verilog and Verilog to VHDL

2 days · 14 hours Intermediate Language: French Release date: 2026-08-09
Download the training program PDF Register for an inter-company session Request intra-company training

General training objective

Acquire the knowledge and skills required to transition from VHDL to Verilog or from Verilog to VHDL, by mastering the equivalences between the two languages for RTL design, hierarchical module structuring, and testbench development.

Target audience

  • FPGA engineers and developers proficient in VHDL who wish to learn Verilog;
  • FPGA engineers and developers proficient in Verilog who wish to learn VHDL;
  • RTL designers required to maintain or reuse designs developed in either language;
  • Engineers working on FPGA projects combining VHDL and Verilog source code.

Prerequisites

  • Have a good knowledge of VHDL or Verilog;
  • Have experience in RTL design for FPGAs;
  • Understand the principles of combinational and sequential logic;
  • Have experience with simulation and logic synthesis.

Learning objectives and target skills

1 - Translate an RTL design from VHDL to Verilog or from Verilog to VHDL, by identifying the equivalences between objects, data types, concurrent and sequential statements, as well as the hierarchy, parameterization, and reuse mechanisms specific to each language.
2 - Develop and adapt test and simulation environments in VHDL or Verilog, by mastering testbench coding rules, simulation-specific statements, component modeling, ASCII file I/O, and the generation of control messages.

Course content

Day 1
  • Objective 1
    • Rules for writing VHDL/Verilog code in logical synthesis
      • Concept of entity/architecture
      • Predefined objects and types
      • Competing Instructions
      • Sequential instructions
    • Hierarchy management for better reuse
      • Notions of variables and examples of use
      • Generality and automatic parameterization of reusable modules
      • Predefined Attributes Useful in Logical Synthesis
      • Functions and procedures
      • Definition of packages and libraries
Day 2
  • Objective 2
    • Testbenches and simulation
      • Some basic rules for writing an efficient testbench
      • Simulation-specific instructions
      • Writing component models to make simulation more realistic
      • Writing and reading ASCII files
      • Generation of information messages

Registration arrangements and access lead times

  • Registration requests can be made online, by email or by phone.
  • The prerequisites and the suitability of the training for the participant’s needs are verified by the trainer, by email or during a telephone interview.
  • Registration is confirmed after the prerequisites have been checked and subject to availability.
  • For inter-company sessions, registration is possible until 7 calendar days before the start of the course. Requests received after this deadline may be considered on a case-by-case basis, depending on organisational possibilities.
  • For in-company sessions, the average lead time for implementation is approximately 2 months from the date of the request, depending on the availability of the client, the trainer and any adaptations required.
  • A registration confirmation and the information necessary to attend the course are sent before the session begins.

Teaching staff

The training course is delivered by William Duluc, AMD Authorized Trainer since 2017, an electronics and telecommunications engineer, an expert in AMD technologies since 2009. His experience combines digital system design, FPGA and embedded software development, technical project management, and professional training on Xilinx and subsequently AMD technologies.
His main areas of expertise include:
  • AMD FPGAs: VHDL and Verilog languages, RTL design, integration and validation of digital systems;
  • AMD SoCs and MPSoCs: C/C++ development, hardware and software architectures, design and integration of embedded systems;
  • AMD DSP and RFSoC: high-level synthesis (HLS), MATLAB/Simulink, digital signal processing and radio-frequency architectures;
  • AMD Versal: AI Engines, adaptive architectures and heterogeneous system design.

Accessibility

People with disabilities are invited to contact MVD Training before registering so that possible training adjustments can be considered. Educational, technical, or organisational adaptations are reviewed on a case-by-case basis, taking into account the participant's needs, the technical requirements, and the training objectives. Where relevant, this review may be carried out with support from AGEFIPH.

Teaching resources

Inter-company online training:
  • Live virtual classroom delivered via Cisco Webex;
  • Training materials provided in PDF format;
  • Technical demonstrations conducted by the trainer;
  • Individual practical exercises carried out on a training workstation accessed remotely via RealVNC;
  • Guidance and technical support provided by the trainer during the exercises.
Intra-company on-site training at the client’s premises: Equipment and logistical arrangements must be agreed with the client before the training course.
  • Resources to be provided by the client:
    • Suitable training room;
    • Projector or presentation screen;
    • Whiteboard;
    • One computer per participant, equipped with the required AMD tools.
  • Resources provided by MVD Training:
    • Training materials in PDF format;
    • Presentations, technical demonstrations and practical exercises;
    • Files, examples and resources required for the practical exercises;
    • Loan of computer equipment available upon request and subject to availability.

Technical resources and equipment

Inter-company online training:
  • Computer running a 64-bit operating system;
  • High-speed and stable internet connection;
  • Webcam and headset with microphone;
  • Cisco Webex application Webex de Cisco
AMD tools access arrangements:
The practical exercises are carried out using one of the following two options, as agreed with the trainer:
  • Option 1 – Remote access: REALVNC
    Use of the RealVNC Viewer application to access the practical training workstation made available remotely by MVD Training.
  • Option 2 – Local use: Vitis
    Installation of the AMD software tools required for the training course on the participant’s computer. The version to be used must be specified and approved with the trainer before the start of the session.
Intra-company on-site training at the client’s premises:
  • Computer running a 64-bit operating system;
  • Installation of the AMD software tools required for the training course. The version to be used must be specified and approved with the trainer before the start of the session.

Teaching methods, assessment and recognition

  • Teaching methods:
    • A combination of theoretical instruction, technical questionnaires and practical exercises completed individually on a computer.
  • Training monitoring:
    • Attendance sheet signed by both the participant and the trainer.
  • Assessment of learning outcomes and progress:
    • Continuous assessment of learning outcomes and learner progress through technical quizzes, hands-on laboratory exercises, and trainer observation against the targeted competencies.
  • Satisfaction assessment:
    • At the end of the training course: satisfaction questionnaire completed by the participant.
  • Three-month follow-up evaluation:
    • Three months after the training course: questionnaire assessing how the acquired skills have been applied in the workplace.
  • Training recognition:
    • Training certificate stating the results of the learning assessment, issued to the participant.
    • Certificate of completion issued to the employer or the organisation commissioning the training.

Partner

MVD Training is an AMD Authorized Training Provider. Training courses are delivered by an AMD Authorized Trainer and are based on official AMD training materials.
AMD Authorized Training Provider