MVD TRAINING

Logo du site MVD Training

Authorized Training AMD Center

Training / Consulting / Expertise

on AMD Technologies

Logo du badge AMD
fr
eng
  • HOME
  • Training
    • Presentation
    • Adaptive Versal™
      • Versal™ Architecture, NoC and methodology
      • Versal™ AI Engine
    • Vitis™
      • Software design of embedded systems with the Vitis tool
      • Accelerating Applications with the Vitis
      • High-Level Synthesis with the Vitis HLS Tool
    • Adaptive SoCs
      • Embedded design for AMD SoCs
      • MPSoC Zynq™ UltraScale+
      • PetaLinux™
    • Vivado™ & FPGA
      • AMD Vivado™
      • FPGA Architectures
      • FPGA Connectivities
    • Digital Signal Processing on RFSoC and FPGA
      • Design with the Zynq™ UltraScale+ RFSoC
      • Digital Signal Processing on FPGA
    • HDL Languages
      • VHDL
      • Upgrading VHDL to Verilog and Verilog to VHDL
  • Guidance
  • Planning
  • Pre-Registration
  • About Us
    • Presentation
    • Qualiopi
    • Contact
    • Terms of Sale
    • Welcome booklet
    • Internal Rules
‹›

Error! Unable to find requested page.

Go back to home page.

  • Legal Notices
  • Terms of Sale
  • Internal Rules
  • Contact

MVD Training © 2024