

# Designing with the AMD 7-Series Families

2 days - 14 hours

## OBJECTIVES

- After completing this training, you will have the necessary skills to:
  - 1- Describe the new CLB capabilities and the impact that they make on your HDL coding style
  - 2- Define the block RAM, FIFO, and DSP resources available
  - 3 - Properly design for the I/O and SERDES resources
  - 4 - Identify the MMCM, PLL, and clock routing resources
  - 5 - Describe the hard resources available (DDR3, transceivers, ...)

## PREREQUISITES

- Basic knowledge FPGAs architectures
- A successful first experience of designing an VHDL-based FPGA

## CONCERNED PUBLIC

- Technicians and Engineers in Digital Electronics
- All our training courses are given at a distance and are accessible to people with reduced mobility.
- Our partner AGEFIPH accompanies us to implement the necessary adaptations related to your disability.



## NOTES

- Release date: 20/12/2021

## CHAPTERS

### DAY 1

- Objective 1
  - 7 Series FPGA Overview {Lecture}
  - CLB Architecture {Lecture}
  - Slice Flip-Flops {Lecture}
  - HDL Coding Techniques {Lecture, Lab}
- Objective 2
  - Block RAM Memory Resources {Lecture, Lab}
  - FIFO Memory Resources {Lecture}

- DSP Resources {Lecture, Lab}

### DAY 2

- Objective 3
  - I/O Resources Overview {Lecture}
  - I/O Electrical Resources {Lecture}
  - I/O Logical Resources {Lecture, Lab}
- Objective 4
  - Clocking Resources {Lectures, Lab}
- Objective 5
  - Memory Controllers {Lecture}
  - Transceivers {Lecture}
  - Dedicated Hardware {Lecture}

## TEACHING METHODS

- Inter-company online training :
  - Presentation by Webex by Cisco



- Provision of course material in PDF format
- Labs on Cloud PC by RealVNC



## METHODS OF MONITORING AND ASSESSMENT OF RESULTS

- Attendance sheet
- Evaluation questionnaire
- Evaluation sheet on:
  - Technical questionnaire
  - Result of the Practical Works
  - Validation of Objectives
- Presentation of a certificate with assessment of prior learning

## SUPPORT

- Authorized Trainer Provider AMD : Engineer Electronics and Telecommunications ENSIL
  - Expert AMD FPGA - Language VHDL/Verilog - RTL Design
  - Expert AMD SoC & MPSoC - Language C/C++ - System Design
  - Expert DSP & AMD RFSoc - HLS - Matlab - Design DSP RF
  - Expert AMD Versal - AI Engines - Heterogenous System Architect

## PC RECOMMENDED

- Software Configuration :
  - WebEx Cisco
  - RealVNC Viewer
- Hardware configuration:
  - Vivado Design Suite 2021.1
  - Recent computer (i5 or i7)
  - OS Linux 64-bits (Windows 10 compatible)
  - At least 16GB RAM
  - Display resolution recommended 1920x1080

## PARTNERS



Authorized Training Provider

## CONTACT

Administratif / Formateur : (+33) 06 74 52 37 89  
info@mvd-training.com

